Fig.1 (Prior Art)




Fig.2




Fig. 3




Fig.4





Fig.5






Fig.7





Fig.8








Fig.10





236 240 normal bus 217218 296 216 239 .215 predictor 244 bus memory 298 / 297 serial interface PDO signal \ DRCK POI, metric arithmetic operation circuit 237 -221 243 PAD MCK selector address 242/ SCCK SDO CONT SDI 241 SAD, SYCK 298 semiconductor tester norma] bus 238 298 296. 297

Fig.12

4




Fig.14






Fig.15








Fig.18





Fig.19






Fig. 21




Fig. 22




Fig. 23




Fig.24




Fig.25




Fig. 26





Fig. 27








Fig. 29








Fig. 32




Fig. 33




Fig.34A




Fig.34B




Fig.34C




Fig.35




Fig.36




Fig.37




Fig.38




Fig.39




Fig. 40A




Fig. 40B




Fig.40C

